Sr. Director of Packaging Engineering

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE

AMD is seeking a Senior Director of Packaging Engineering to lead the strategy, development, and execution of advanced IC packaging technologies across AMD's diverse silicon product portfolio.This leader will develop a strong engineering team, guide package development from concept through manufacturing ramps, and work with product teams and suppliers to deliver solutions that meet performance, reliability, cost, and schedule requirements.

THE PERSON

A highly respected engineering leader who can operate simultaneously at the strategic, technical, and organizational levels. They are capable of setting packaging technology direction for a multi-billion-dollar semiconductor business while leading large global teams and influencing executives, customers, and supply chain partners.

This is a highly visible role and will drive

KEY RESPONSIBILIITIES

Champion best practices in design-for-manufacturability, reliability, and cost optimization across the package, SI/PI and thermal/mechanical technology portfolio

Lead, mentor, and grow a global team of engineers and technical leads; building organizational depth through development of talent, including specialized SI/PI and thermal/mechanical design expertise.

Own end-to-end packaging development from concept through new product introduction (NPI) and high-volume manufacturing (HVM), including design rules, qualification, and yield/reliability ramp.

Direct package-level signal integrity and power integrity co-design strategy, including interconnect/channel modeling, power delivery network (PDN) design, impedance control, and high-speed serial/parallel interface optimization for multi-die and chiplet architectures.

Own thermal and mechanical package design strategy, including thermal simulation and characterization, warpage control, die/package stress management, and thermal-mechanical co-design for high-power, high-density silicon.

Participate in strategic relationships with OSAT, substrate, and PWB supply partners, including technology development, qualification, capacity planning, and HVM ramp for next-generation nodes.

Partner cross-functionally with business units, silicon/product design, marketing, applications, product engineering, operations, and quality to translate product requirements into scalable packaging solutions.

Drive technology proliferation and standardization initiatives to improve development velocity, technology reuse, manufacturing scalability, and cost competitiveness across the packaging portfolio.

Represent AMD's packaging technology strategy in cross-functional and executive reviews, and externally with customers as appropriate.

Drive innovation in heterogeneous integration, chiplet-based architectures, and high-speed/optoelectronic packaging to support AMD's multi-die, networking, and accelerator roadmap.

Establish and monitor engineering budgets, headcount planning, and program schedules for the packaging organization.

PREFERRED EXPERIENCE

Significant and progressive experience in semiconductor IC packaging engineering, with a track record of advancing from individual contributor/engineering manager into director-level technical leadership.

Direct experience developing and qualifying packaging solutions for complex digital, mixed-signal, RF, or high-speed silicon.

Deep, hands-on technical expertise across advanced and standard packaging technologies, such as WLCSP, flip-chip, chip-on-chip, multi-chip module, system-in-package (SiP), 2.5D/3D integration, or chiplet interconnect.

Demonstrated expertise in package-level signal integrity engineering, including high-speed interconnect modeling/simulation (S-parameters, channel/eye analysis), crosstalk mitigation, and co-design with SerDes/interface teams for die-to-die and die-to-package interconnects.

Demonstrated expertise in power integrity engineering, including PDN design and analysis, decoupling strategy, IR drop/impedance targets, and co-design with silicon power delivery teams for high-power accelerator and multi-die products.

Demonstrated expertise in thermal and mechanical package design, including thermal simulation (e.g., FEA/CFD), thermal interface material (TIM) selection, warpage and stress modeling, and package-level reliability under thermal cycling for high-power/high-density applications.

Proven experience managing OSAT, substrate, and/or PWB supplier partnerships, including technology qualification, capacity planning, and high-volume manufacturing ramp.

Experience leading global engineering teams, with a track record of hiring, developing, and retaining technical talent.

Excellent cross-functional leadership and communication skills, with experience partnering across business units, design, applications, operations, and quality, and presenting to executive stakeholders

ACADEMIC CREDENTIALS

Bachelor's degree in Electrical Engineering, Materials Science, Chemistry, Mechanical Engineering, or a related technical discipline; advanced degree (MS or PhD) preferred.

LOCATION

San Jose CA

#LI-DKDAMD1

Benefits offered are described: AMD benefits at a glance .

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE

AMD is seeking a Senior Director of Packaging Engineering to lead the strategy, development, and execution of advanced IC packaging technologies across AMD's diverse silicon product portfolio.This leader will develop a strong engineering team, guide package development from concept through manufacturing ramps, and work with product teams and suppliers to deliver solutions that meet performance, reliability, cost, and schedule requirements.

THE PERSON

A highly respected engineering leader who can operate simultaneously at the strategic, technical, and organizational levels. They are capable of setting packaging technology direction for a multi-billion-dollar semiconductor business while leading large global teams and influencing executives, customers, and supply chain partners.

This is a highly visible role and will drive

KEY RESPONSIBILIITIES

Champion best practices in design-for-manufacturability, reliability, and cost optimization across the package, SI/PI and thermal/mechanical technology portfolio

Lead, mentor, and grow a global team of engineers and technical leads; building organizational depth through development of talent, including specialized SI/PI and thermal/mechanical design expertise.

Own end-to-end packaging development from concept through new product introduction (NPI) and high-volume manufacturing (HVM), including design rules, qualification, and yield/reliability ramp.

Direct package-level signal integrity and power integrity co-design strategy, including interconnect/channel modeling, power delivery network (PDN) design, impedance control, and high-speed serial/parallel interface optimization for multi-die and chiplet architectures.

Own thermal and mechanical package design strategy, including thermal simulation and characterization, warpage control, die/package stress management, and thermal-mechanical co-design for high-power, high-density silicon.

Participate in strategic relationships with OSAT, substrate, and PWB supply partners, including technology development, qualification, capacity planning, and HVM ramp for next-generation nodes.

Partner cross-functionally with business units, silicon/product design, marketing, applications, product engineering, operations, and quality to translate product requirements into scalable packaging solutions.

Drive technology proliferation and standardization initiatives to improve development velocity, technology reuse, manufacturing scalability, and cost competitiveness across the packaging portfolio.

Represent AMD's packaging technology strategy in cross-functional and executive reviews, and externally with customers as appropriate.

Drive innovation in heterogeneous integration, chiplet-based architectures, and high-speed/optoelectronic packaging to support AMD's multi-die, networking, and accelerator roadmap.

Establish and monitor engineering budgets, headcount planning, and program schedules for the packaging organization.

PREFERRED EXPERIENCE

Significant and progressive experience in semiconductor IC packaging engineering, with a track record of advancing from individual contributor/engineering manager into director-level technical leadership.

Direct experience developing and qualifying packaging solutions for complex digital, mixed-signal, RF, or high-speed silicon.

Deep, hands-on technical expertise across advanced and standard packaging technologies, such as WLCSP, flip-chip, chip-on-chip, multi-chip module, system-in-package (SiP), 2.5D/3D integration, or chiplet interconnect.

Demonstrated expertise in package-level signal integrity engineering, including high-speed interconnect modeling/simulation (S-parameters, channel/eye analysis), crosstalk mitigation, and co-design with SerDes/interface teams for die-to-die and die-to-package interconnects.

Demonstrated expertise in power integrity engineering, including PDN design and analysis, decoupling strategy, IR drop/impedance targets, and co-design with silicon power delivery teams for high-power accelerator and multi-die products.

Demonstrated expertise in thermal and mechanical package design, including thermal simulation (e.g., FEA/CFD), thermal interface material (TIM) selection, warpage and stress modeling, and package-level reliability under thermal cycling for high-power/high-density applications.

Proven experience managing OSAT, substrate, and/or PWB supplier partnerships, including technology qualification, capacity planning, and high-volume manufacturing ramp.

Experience leading global engineering teams, with a track record of hiring, developing, and retaining technical talent.

Excellent cross-functional leadership and communication skills, with experience partnering across business units, design, applications, operations, and quality, and presenting to executive stakeholders

ACADEMIC CREDENTIALS

Bachelor's degree in Electrical Engineering, Materials Science, Chemistry, Mechanical Engineering, or a related technical discipline; advanced degree (MS or PhD) preferred.

LOCATION

San Jose CA

#LI-DKDAMD1

Benefits offered are described: AMD benefits at a glance .

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.