Sr. Analog Design Engineer (TERADYNE, Agoura Hills, CA)
Teradyne
Listing collected from Teradyne's career site. NextChapter is independent of Teradyne.
Agoura Hills, CA · Posted October 18, 2026
Just laid off? Start here: a plan for the first weeks
See every open role at Teradyne
More in California job market · Manufacturing & Industrial · Engineering jobs
More roles at Teradyne
- AI Enablement Forward Deployed Engineer (Teradyne, North Reading, MA)
- Senior FPGA Design Engineer (MTD, San Jose, CA) · San Jose, CA
- Principal Systems Architect (IST, North Reading, MA)
- Sr. Director, Hardware Products Engineering (Compute Test, North Reading)
- Advanced ASIC Physical Design Lead (Teradyne, North Reading, MA)
- Senior ASIC Chip Lead / Project Lead (TERADYNE, Agoura Hills, CA) · Agoura Hills, CA
Similar jobs
- Physical Design Staff Engineer · Synopsys · Sunnyvale, CA
- Sr Staff Application Engineer- FPGA · Synopsys · Sunnyvale, CA
- Staff Digital Design Engineer · Infineon Technologies Americas · San Jose, CA
- Staff Engineer Verification - EMC · Infineon Technologies Americas · San Jose, CA
- 08 - Lead Engineer, Hardware Design · Celestica · San Jose, CA
- Hardware Technical Program Manager · Celestica · San Jose, CA
Engineering jobs in the rankings
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
How AI is used in this kind of work
Among computer hardware engineers, AI is already used for some of the tasks. Measured exposure for computer hardware engineers: 15% (some).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!
We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.
Our Purpose TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.
We cultivate a culture of inclusion for all employees that respect their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.
Opportunity Overview
Teradyne’s Semiconductor Test Division in Agoura Hills, CA is looking for an enthusiastic candidate for the position of Senior Analog Design Engineer, to design low to high-speed circuits in mixed-signal ICs for ATE (Automatic Test Equipment) instruments. We are looking for a candidate with experience in FINFET, general CMOS, and BCD technologies. Responsibilities will include:
Develop detailed circuit specifications for mixed signal circuits
Conceive circuit architectures and transistor level circuit topologies that satisfy required performance
Physical implementation (layout) of high speed circuits, either directly or assisting.
Optimization of circuits via simulation (with Cadence EDA tools) over all process and operating conditions
Integration of circuit elements into large analog/mixed signals ASICs
Participation in the characterization of ASIC circuits.
All About You We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.
BSEE and MSEE required, or PhD in electrical engineering preferred.
8+ years of experience in the design and characterization of multiple, high frequency and high scale of integration mixed signal integrated circuits
Thorough knowledge of high frequency, broad-band Analog Mixed-Signal IC design – both electrical and physical design
Desire experience in design of VCOs, PLLs, DLLs, ADCs, DACs, clock and data recovery, broadband amplifiers, bias generators, clock distribution networks, high frequency I/Os, high frequency CML designs, high voltage, power circuits
Solid understanding of CMOS semiconductor device physics and device modeling
Solid understanding of electromagnetic theory
Solid understanding of transmission line theory
Solid understanding of thermal effects of various circuit topologies and different package types
Involvement in all phases of multiple IC developments from specification to product introduction
Experience with Cadence Skill or Ocean scripting for automating test benches is a plus
Proficiency in Verilog or Verilog-A modeling is highly desired
Mentorship of junior engineers and leader of small development teams
Direct experience in FINFET desired
Generic experience in deep sub-micron CMOS (nodes
Experience in BCD technology is a plus
Experience with high voltage and/or mixed voltage domain circuit design is desired
Solid understanding and experience with IC characterization at high frequencies using high speed sampling oscilloscopes, spectrum analyzers, VNAs, signal sources
Solid understanding of working with PDKs
Experience with ATE test development is a plus
Ability to work well with a team
Good communicator
Compensation: The base salary range for this role is $154,900-$247,800. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.
Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.
Benefits: Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.
#LI-MD1