← Search all jobs

Systems Engineer - Chipset Power, Senior Staff

Qualcomm Inc/De

San Diego, CA · Posted September 29, 2026

Just laid off? Start here: a plan for the first weeks

See every open role at Qualcomm Inc/De

More in California job market · All Systems Engineer jobs (589) · Technology & Software · Engineering jobs

More roles at Qualcomm Inc/De

Similar jobs

Where San Diego, CA ranks

Where San Diego, CA placed in our monthly rankings, month by month. Each month stays online at its own address.

Pay compared with the market

This listing does not state pay. Across 204 open systems engineer listings that state pay, the middle half runs $104,000 to $160,000 and the median is $121,000.

Listed pay is what employers advertise, not what people are paid.

Systems Engineer salaries by state · Check your own pay

How AI is used in this kind of work

AI use among engineers, all other is little observed so far. Measured exposure for engineers, all other: 7% (little observed).

Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.

Check how this applies to your own job

Skills this job asks for

Say which you have and which you want to build. We use it to match you to jobs like this one.

About the job

Company: Qualcomm Technologies, Inc.

Job Area: Engineering Group, Engineering Group > PPT Systems Engineering

General Summary:

Qualcomm is looking for an experienced Chipset Power System Engineer who is passionate in solving power challenges and develop innovative solutions for optimizing power for Snapdragon chipsets. The engineer is expected to lead a cross-functional engineering team to model SOC/chipset power and come up with innovative solutions to optimize hardware and software to enhance SOC and chipset and achieve world-class chipset low power consumption. In this position, the engineer will be involved in all stages of the design and development cycles guiding the power-efficient design of the end-end solution. Responsibilities include: -- Power architecture and tradeoff analysis -- Chipset and system level power modeling, analysis and optimization for SOC, chipset and platform solutions. -- Identify power requirements and quantify power gap/risk areas. -- Optimize power…

This is the start of the posting. Read the full posting on the employer's site