← Search all jobs

Digital Verification Engineer Lead (MTD, Tualatin, OR)

Teradyne

Listing collected from Teradyne's career site. NextChapter is independent of Teradyne.

Tualatin, OR · Posted October 12, 2026

Just laid off? Start here: a plan for the first weeks

See every open role at Teradyne

More in Oregon job market · Manufacturing & Industrial · Engineering jobs

More roles at Teradyne

Similar jobs

Where Tualatin, OR ranks

Where Tualatin, OR placed in our monthly rankings, month by month. Each month stays online at its own address.

How AI is used in this kind of work

Among computer occupations, all other, AI is already used for a large share of the tasks. Measured exposure for computer occupations, all other: 31% (high).

Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.

Check how this applies to your own job

Skills this job asks for

Say which you have and which you want to build. We use it to match you to jobs like this one.

  • Python
  • Git
  • Perl
  • Pcie
  • Verilog

About the job

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

Act as a digital functional verification technical lead responsible for the planning, strategy, and execution of challenging FPGA verification projects. Provide technical leadership for large, cross-site verification teams. The position requires interfacing with other functional groups (e.g. hardware, software, applications).

All About You We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

Master’s Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science or closely related field with a minimum of 10 years of relevant work experience OR Bachelor’s Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science or closely related field with a minimum of 12 years of relevant work experience

Experience with verification planning and testbench architecture

Experience with complete functional verification cycle from Design Specification Review to verification closure

Proficient with System Verilog Constraint Random Testing, Assertions and Functional Coverage driving functional verification

Expertise with UVM testbench development and Verification IP integration

Experience with Reference models development and integration

Knowledge of at least one of the following protocols/technologies: Ethernet, PCIe, AXI, MIPI, DRAM, FLASH

Experience with regression failures analysis

Experience with verification progress tracking

Experience writing automation scripts (e.g. Makefiles, shell programming, TCL, Perl, Python)

Experience working with revision source control (e.g. clearcase, git, svn)

Ability to track and bring issues to closure. Detailed oriented. Excellent planning and organizational skills.

Experience leading verification team

Experience working with teams located in different time zones

Experience mentoring junior engineers

Desired (but not required) skills/experience:

Experience in FPGA design implementation with System Verilog

Experience in verification of Automated Test Equipment functionality

Static and/or dynamic Formal Verification

Experience with GVP source control continuous integration tool

Compensation: The base salary range for this role is $154,900 - $247,800 . This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.

Benefits: Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more.  Please click here to see details

#LI-KC2