Principal Hardware Validation Engineer
Astera Labs
Listing collected from Astera Labs's career site. NextChapter is independent of Astera Labs.
San Jose, CA · Posted August 4, 2026
Just laid off? Start here: a plan for the first weeks
See every open role at Astera Labs
More in California job market · Technology & Software · Engineering jobs
More roles at Astera Labs
- Principal Physical Design Engineer · San Jose, CA
- Principal Hardware NPI Program Manager · San Jose, CA
- Principal Post-Silicon Validation Engineer · San Jose, CA
- Principal PCS/PMA RTL Design Engineer · San Jose, CA
- Principal AI Product Manager · San Jose, CA
- Principal Product Engineer · San Jose, CA
Similar jobs
- Principal Quality Engineer · Pulse Biosciences · Hayward, CA
- Principal Quality Engineer · Penumbra · Roseville, CA
- Principal Quality Engineer · Penumbra · Alameda, CA
- Staff-Principal Reliability Engineer · Antares Health · Los Angeles, CA
- Principal Reliability Engineer · AMI Semiconductor · San Jose, CA
- Specialist, Reliability and Systems Safety Engineer · L3HARRIS Technologies · Canoga Park, CA
Where San Jose, CA ranks
Where San Jose, CA placed in our monthly rankings, month by month. Each month stays online at its own address.
November 2026
- #1Best cities for marketing pay after cost of living$204k · of 16
- #1Best cities for aerospace and defense pay after cost of living$187k · of 19
- #2Best cities for security pay after cost of living$220k · of 10
- #3Best cities for technology pay after cost of living$205k · of 80
- #5Best cities for technology jobs1,449 openings · of 100
- #5Cities with the most jobs that do not need a four-year degree in the West Coast162 jobs · of 47
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
How AI is used in this kind of work
AI use among industrial engineers is little observed so far. Measured exposure for industrial engineers: 4% (little observed).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com .
As a Principal Hardware Validation Engineer you will join the Hardware Electrical Validation team at Astera Labs, linking between the Hardware Electrical Design teams and Post-Silicon Electrical Validation teams, among others.
Note: This role is not post-silicon electrical validation; it is electrical validation of PCBAs and related hardware products.
Key Responsibilities
Support the Hardware Electrical Design teams with de-risking circuits and modules from project kick-off to gerber out.
Develop comprehensive hardware electrical validation plans using correct test methods and processes.
Bring up the PCBAs upon arrival in the lab, and execute the electrical validation plans to validate all circuits on the board.
Debug complex multi-point failures in hardware - power regulators, DPMs, clock synthesizers, digital control paths, I2C, SPI, etc.
Rework components on the PCBAs to unblock debugging activities.
Pre-empt and de-risk system validation architectures - collaborate with the System Validation teams.
Support hardware activities in auxiliary teams - Post-Silicon Electrical Validation, Product Apps, System Validation, FAEs, etc.
Support the new designs using knowledge of existing products to de-risk new features and requirements.
Self-informed of new industry test standards and equipment to introduce modern testing methodologies.
Specify test equipment, develop test fixtures, help improve hardware lab functions.
Required Skills
Demonstrated strong skills in electronic circuit analysis, comprehensive testing and debug
Bachelor degree in EE with 3+ years of experience in hardware test or design
Expert understanding of design and test for power regulators, PDNs, Bode, clock generators
Ability to produce test description from a schematic design, and execute and document results
Demonstrated knowledge of the full hardware product lifecycle from Project Kick-off to RTM
Lab equipment for hardware test - oscilloscopes, e-loads, VNA, TDR, environmental chambers, etc.
Automating lab equipment to optimize test processes, Python preferred
Preferred Skills
Measurements of high-speed interfaces - PCIe, DDR, 25/50G/100G SERDES, etc.
EMI/EMC compliance
Technical writing skills - ECOs, Bug Reports, Rework WIs, MCOs, etc.
PLM, Arena or equivalent
Understanding of the ASIC/silicon product development process
The base salary range is $185,000 USD - $240,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.