Senior Hardware Electrical Engineer
Mercury Systems
Phoenix, AZ · Posted November 2, 2026
Just laid off? Start here: a plan for the first weeks
See every open role at Mercury Systems
More in Arizona job market · Technology & Software · Engineering jobs
More roles at Mercury Systems
- Head of Enterprise and Strategic Partnerships · San Francisco, CA
- Senior Associate - Venture Ecosystem Sales
- Senior Strategic Partnerships Manager - VC & Accelerator Ecosystem · San Francisco, CA
- Senior Relationship Manager · San Francisco, CA
- Risk UX Specialist · San Francisco, CA
- Emerging Talent & Onboarding Program Manager · San Francisco, CA
Similar jobs
- Hardware Design Engineer · Viasat · Tempe, AZ
- Senior Substation Physical Design Engineer · Olsson · AZ
- SATCOM Field Service Engineer · Caci, Inc. - Federal · Sterling, VA
- Specialist Electrical Engineer- FPGA · L3HARRIS Technologies · Rochester, NY
- Sr. Specialist, Digital Hardware Engineer · L3HARRIS Technologies · Rochester, NY
- Sr. Staff Hardware Design Engineer, Rack Scale - Team Lead (AI Data Center) · Qualcomm Technologies · Austin, TX
Where Phoenix, AZ ranks
Where Phoenix, AZ placed in our monthly rankings, month by month. Each month stays online at its own address.
November 2026
- #3Best cities for government jobs185 openings · of 26
- #3Best all-round cities for remote workers in the Southwest64 / 100 · of 15
- #4Cities with the most jobs that do not need a four-year degree in the Southwest265 jobs · of 38
- #4Best cities for software and engineering jobs in the Southwest692 openings · of 33
- #4Cities hosting the most business conferences in the Southwest31 conferences · of 16
- #5Best cities for manufacturing and industrial jobs505 openings · of 100
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
How AI is used in this kind of work
Among computer hardware engineers, AI is already used for some of the tasks. Measured exposure for computer hardware engineers: 15% (some).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
Mercury Systems is seeking the best and brightest engineering talent to help us deliver cutting‑edge technology for mission‑critical aerospace and defense applications, advancing innovation where it matters most.
In this role, our team is looking for a Principal Electrical Engineer who will serve as a Hardware Design/Substrate Design technical leader, driving the development of rugged, high‑reliability microelectronics for defense, aerospace, and space systems. You will lead substrate and hardware design from concept through delivery, shaping engineering standards, guiding complex technical decisions, and ensuring extreme reliability in the harshest environments. Working within Mercury’s Integrator Mindset, you will collaborate across sites and disciplines to create breakthrough microelectronic solutions that directly strengthen national security and support onshore trusted manufacturing.
Job Responsibilities:
Lead cross‑functional teams to architect and develop complex System‑in‑Package (SiP) designs from concept through production
Manage the design of microelectronic digital and RF packaged circuits that meet system and customer requirements
Execute microelectronics hardware development involving FPGAs, DACs, ADCs, storage devices, and other advanced components
Design and analyze high‑speed digital interfaces including Ethernet, PCIe, DDR, SATA, USB, and other mission‑critical interfaces
Lead design quality activities through peer reviews, verification practices, and rigorous testing to minimize integration risk.
Coordinate with manufacturing and test teams to resolve build issues, support DFM/DFA/DFT efforts, and participate in detailed failure investigations
Develop schematics and layout for SiPs using Cadence toolsets and collaborate closely with layout and signal‑integrity teams
Provide hands‑on support during SiP layout and perform signal‑integrity analysis to ensure robust high‑speed performance
Support proposal development by contributing technical architectures, cost and schedule estimates, and Basis of Estimate (BOE) inputs
Required Qualifications:
Bachelor’s or higher-level degree in Electrical Engineering, Computer Engineering, or equivalent
Typically requires a minimum of 6+ years of microelectronics packaging experience
Experience leading microelectronics packaging efforts across cross‑functional engineering teams
Strong expertise in electronic circuit design, schematic capture, and troubleshooting across digital, analog, and power circuits
Deep knowledge of high‑speed digital design, signal‑integrity fundamentals, IC package stack ups and advanced packaging techniques
Experience working directly with substrate and interposer fabricators
Experience mentoring junior engineers and leading engineering activities or small technical teams
“This position requires you to have or obtain a government security clearance. Security clearances may only be granted to U.S. citizens.”
Preferred Qualifications:
Experience with FPGA‑based designs using Intel (Altera) or AMD (Xilinx)
Experience working with high‑frequency DACs and ADCs
Development experience with embedded high‑speed interfaces (25G+)
Proficiency with Cadence Allegro APD for layout analysis and design review
Extensive understanding of signal‑integrity principles for high‑speed digital designs
Understanding of RF design fundamentals for microelectronic applications
Experience using requirements‑management or collaboration tools such as JAMA, JIRA, or Confluence
Familiarity with DFM, DFT, DFR, and cost‑conscious design methodologies
Experience supporting proposals, cost/schedule estimates, and Basis of Estimate (BOE) development
Active DoD Secret Clearance or the ability to obtain one