Design Verification Engineer
Broadcom
Broomfield, CO · Posted August 4, 2026
Just laid off? Start here: a plan for the first weeks
See every open role at Broadcom
More in Colorado job market · All Design Verification Engineer jobs (45) · Engineering jobs
More roles at Broadcom
- Senior Software Engineer - Cloud Native Storage · Promontory C, CA
- IC Package Mechanical FEA Engineer (R&D) · Fort Collins, CO
- R&D Engineer · San Jose Innovation Drive, CA
- Staff Program Manager - Advanced Packaging Technology
- ASIC Design Verification Engineer
- Lead ASIC Design Engineer · San Jose, CA
Similar jobs
- Automation Project Engineer · Agilent Technologies · Boulder, CO
- Transmission Planning Engineer, or Staff, or Senior Engineer · Xcel Energy · Denver, CO
- Senior Instrumentation Engineer · Voyager Technologies · Pueblo, CO
- Principal Automation Software Engineer · Voyager Technologies · Pueblo, CO
- Staff Electrical Engineer (Sensors) · Anduril Industries · Fort Collins, CO
- Staff Electrical Engineer (Weapons Systems) · Anduril Industries · Fort Collins, CO
Where Broomfield, CO ranks
Where Broomfield, CO placed in our monthly rankings, month by month. Each month stays online at its own address.
November 2026
- #2Best cities for pay after cost of living in the Mountain West$144k · of 11
- #3Best all-round cities for AI careers in the Mountain West80 / 100 · of 11
- #4Best cities for entry-level jobs that want AI skills in the Mountain West12% · of 16
- #6Best cities for AI-skill jobs in the Mountain West10% · of 19
- #6Best cities for director and executive jobs in the Mountain West17% · of 19
- #8Best all-round cities for new graduates in the Mountain West46 / 100 · of 11
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
How AI is used in this kind of work
AI use among electrical engineers is little observed so far. Measured exposure for electrical engineers: 6% (little observed).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Design Verification Engineer
Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for an experienced verification engineer that will be responsible for modeling and verification activities related to complex digital and mixed signal (MXS) IP blocks used in Broadcom’s ASIC developments.
The engineer will be responsible for defining verification plans and environment architecture, developing test cases and test bench components, coverage analysis and closure, and debug. This position may involve working with emulation and FPGA prototyping platforms and leading efforts in evaluating and driving the adoption of advanced verification methodologies/flows. The engineer will be expected to develop functional models to facilitate the block, system, and ASIC level verification. The candidate must work closely with the design teams and EDA vendors to accomplish the modeling and verification tasks.
The candidate must have experience using SystemVerilog and UVM, designing verification components including UVM agents, checkers, and behavioral models. Experience with implementing and achieving coverage goals by developing random & directed test cases, and SystemVerilog Assertions. This engineer will be responsible for analyzing and debugging simulation failures at the RTL and gate-level. The engineer must be knowledgeable of RTL, gate-level netlists, and SDF and capable of analyzing such formats in the verification context.
Requirements:
• 12+ years of experience with verification concepts and architectures for complex digital and MXS circuits
• Experience verifying designs at the block and system levels.
• Experience with complex digital and mixed-signal circuits (PLL, DLL, ADC, DAC)
• Experience debugging RTL and gate-level netlists, analyzing schematic diagrams of analog / MXS circuits
• Experience using SystemVerilog and advanced verification concepts and methodologies (UVM, SVA)
• Experience with Synopsys, Cadence, and Mentor simulations tools
• Demonstrated ability to plan and deploy complex, reusable, and scalable verification environments
• Experience with Perl/Python and Tcl or other scripting languages
• Experience with version control systems (DesignSync, git)
• Superior writing, grammar, and verbal communication skills
• Excellent problem solver; develops and employs automated processes where applicable
• Worked independently and in a global team and dynamic environment in a highly visible role
• Possesses ability to learn and adapt to new tools and methodologies on the fly
• Must have legal authorization to work in the US
It is a plus if the candidate has expertise in one or more of the following areas:
• Experience with hardware design and debug
• Experience with emulation (Palladium, Veloce, Zebu) and FPGA (Xilinx) platforms
• Formal verification concepts / experience is a plus
• Experience with verifying iJTAG network using ICL and PDL in the Tessent tool a plus
• Experience with co-simulation a plus
Education and Experience required:
• BS in Electrical Engineering / Computer Engineering and 12+ years of related experience; or an MS in Electrical Engineering / Computer Engineering and 10+ years of related experience.
Compensation and Benefits
The annual base salary range for this position is USD 143,800.00 To USD 230,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.