← Search all jobs

Lead Application Engineer

Advantest

San Jose, CA · Posted March 26, 2026

Just laid off? Start here: a plan for the first weeks

See every open role at Advantest

More in California job market · Technology & Software · Engineering jobs

More roles at Advantest

Similar jobs

Where San Jose, CA ranks

Where San Jose, CA placed in our monthly rankings, month by month. Each month stays online at its own address.

How AI is used in this kind of work

AI use among mechanical engineers is little observed so far. Measured exposure for mechanical engineers: 8% (little observed).

Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.

Check how this applies to your own job

Advantest has filed one layoff notice in the last twelve months, covering 55 workers, most recently May 2026. These are public filings with state labor departments, and an open role can sit alongside them. See the filings

Skills this job asks for

Say which you have and which you want to build. We use it to match you to jobs like this one.

  • Java
  • C#

About the job

We are seeking a highly experienced Lead Application Engineer to join Advantest’s Research & Ventures (R&V) team, developing and delivering advanced semiconductor test solutions on the Advantest V93000 Test Platform, with a strong focus on wafer-level (die-level) testing, thermal management, and high-performance digital devices.

As part of the R&V team, you will have the opportunity to work on new and cutting-edge technologies and play a critical role in incubating, enabling, and bringing new products and capabilities to our customers. You will be a key technical contributor, working closely with R&D, cross-functional teams and customers to transform early concepts and advanced technologies into robust, scalable test solutions.

You will independently design, implement, debug, and optimize test programs for silicon devices at the wafer level, while managing the thermal and electrical challenges.

The ideal candidate is a self-starter with strong SmarTest8 expertise, hands-on experience with die-level probers, and a passion for innovation—capable of leading technical discussions, influencing research, and delivering end-to-end solutions that shape the future of semiconductor testing.

Responsibilities

Lead the design, development, execution, and debugging of test programs on the Advantest V93000 platform

Develop test programs, test methods, and reusable libraries using C++ and Java in SmarTest8

Own wafer-level (die-level) test program development, including silicon bring-up, characterization, and support using die-level probers

Manage and optimize thermal aspects of device testing, including temperature control strategies, thermal limitations, and correlation of electrical behavior across temperatures

Work with high-power devices and develop test programs that actively manage power dissipation and thermal constraints during testing, ensuring safe operation, test integrity, and repeatable results across operating conditions

Execute, debug, and resolve test program issues on both, offline and online systems

Provide end-to-end ownership of test solutions, spanning ATE hardware, probers, load boards, probe cards, and test software

Debug and resolve complex issues across hardware, software, silicon, and thermal domains

Act as the primary technical interface for cross-functional teams, leading technical discussions, design reviews, and root-cause analysis sessions

Support requirements analysis, benchmark testing, demonstrations, and training

Collaborate closely with R&D, COE, and global engineering teams to develop next-generation wafer-level and system-level test solutions

Partner with leading customers on next‑generation high‑power devices to co‑define advanced test requirements, exploring power delivery, thermal management, and wafer‑level test methodologies on the V93000 platform

Lead customer‑facing engagements—including technical discussions, deep‑dives, and pilot programs—to prototype and validate high‑power, thermally‑constrained test solutions, transforming early concepts into scalable test programs, methods, and reusable frameworks.