Principal Digital Design Engineer
Fairchild Medical Center
Allen, TX · Posted November 2, 2026
Just laid off? Start here: a plan for the first weeks
See every open role at Fairchild Medical Center
More in Texas job market · Healthcare & Hospital Systems · Engineering jobs
More roles at Fairchild Medical Center
- Lead Reliability Engineer, Advanced Packaging · Scottsdale, AZ
- HR BUSINESS PARTNER, PRIN · Hopewell Junction, NY
- Device Engineer · Syracuse, NY
- Export Operations Supervisor · Scottsdale, AZ
- Senior Director, PMIC & POL Design Engineering · San Jose, CA
- Senior Industrial Engineer · Scottsdale, AZ
Similar jobs
- Field Service Engineer · Ametek Inc/ · Houston, TX
- Sr. Analog Design Engineer · Skyworks Solutions · Richardson, TX
- Senior Analog Design Engineer · Skyworks Solutions · Richardson, TX
- ASIC Design Verification Engineer · Ericsson LM Telephone · Austin, TX
- ASIC Verification Engineer · Ericsson LM Telephone · Austin, TX
- Field Service Engineer 1 · GE HealthCare Technologies · TX
Engineering jobs in the rankings
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
How AI is used in this kind of work
Among computer hardware engineers, AI is already used for some of the tasks. Measured exposure for computer hardware engineers: 15% (some).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
We are seeking a Principal Digital Design Engineer based in Allen, TX, to own the IO subsystem for onsemi’s microcontroller platform. In this role, you will be responsible for defining, architecting, and delivering a highly configurable IO subsystem that supports a wide range of product requirements across multiple end markets.
This position plays a critical role in enabling platform scalability and product differentiation. The IO subsystem must be flexible, reusable, and optimized for performance, power, and area while supporting a wide range of product requirements.
The Principal Engineer will serve as the technical leader for the IO subsystem, driving architecture, RTL implementation, and design automation strategy, while partnering closely with system architecture, product lines, DFT, physical design, verification, and software teams. This role requires strong technical execution, cross-functional leadership, and the ability to influence platform direction.
Own the architecture and development of the IO subsystem, ensuring configurability and reuse across multiple products
Define subsystem-level specifications, interfaces, and integration strategy aligned with platform and product requirements
Define and implement parameterized and Python generator-based design approaches, enabling scalable and configurable subsystem instantiation
Drive the creation of automatically generated testbenches and verification environments, leveraging UVM frameworks and AI-assisted techniques
Develop high-quality SystemVerilog RTL, ensuring compatibility with automated generation flows and maintainability at scale
Support synthesis, STA, and timing closure activities to ensure signoff-ready designs
Collaborate with verification, DFT, and physical design teams to achieve first-time right silicon
Apply AI/ML techniques to improve design productivity, including code generation assistance, verification acceleration, and design space exploration
Drive PPA optimization while maintaining configurability and reuse targets
Establish best practices for design automation, code generation, and methodology standardization across the organization
Bachelor’s degree in Electrical Engineering or related field (Master’s preferred)
10+ years of experience in digital IC design with strong RTL development background
Expert-level proficiency in SystemVerilog RTL design
Strong experience with Python for design automation and tool development
Solid experience with UVM-based verification methodologies and testbench development
Strong understanding of UPF, synthesis, STA, and timing signoff flows
Experience working with DFT concepts and integration
Strong cross-functional collaboration skills across design, verification, physical design, and product teams
onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.
More details about our company benefits can be found here:
https://www.onsemi.com/careers/career-benefits