Principal Mixed Analog Design Engineer
Astera Labs
Listing collected from Astera Labs's career site. NextChapter is independent of Astera Labs.
Irvine, CA · Posted October 12, 2026
Just laid off? Start here: a plan for the first weeks
See every open role at Astera Labs
More in California job market · Technology & Software · Engineering jobs
More roles at Astera Labs
- Tech Lead Engineer, Design Verification · San Jose, CA
- Director Post-Si Electrical Validation Engineering · San Jose, CA
- STA Physical Design Engineer, Senior Principal · San Jose, CA
- Firmware Engineer Tech Lead · San Jose, CA
- Senior Principal Sourcing Manager – Capital Equipment · San Jose, CA
- Principal Electrical Design Engineer · San Jose, CA
Similar jobs
- Systems Integration Engineer · American Systems · March Air Reserve Base, CA
- Hardware Engineer · Arlo Technologies · Carlsbad, CA
- Senior Specialist, Digital Hardware Design Engineer · L3Harris · Carlsbad, CA
- Staff Electronics Component Engineer · Lumentum Holdings · CA
- Staff/Principal Hardware System Design Engineer · Micron · San Jose, CA
- Staff Hardware Engineer, Optics · Marvell Technology · Santa Clara, CA
Where Irvine, CA ranks
Where Irvine, CA placed in our monthly rankings, month by month. Each month stays online at its own address.
November 2026
- #6Cities with the most jobs that do not need a four-year degree in the West Coast124 jobs · of 47
- #10Best cities for legal pay after cost of living$129k · of 20
- #10Best cities for life sciences and biotech pay after cost of living$120k · of 10
- #10Best cities for software and engineering jobs in the West Coast586 openings · of 60
- #11Best all-round cities for new graduates in the West Coast55 / 100 · of 39
- #13Best cities for manufacturing and industrial pay after cost of living$136k · of 35
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
How AI is used in this kind of work
Among computer hardware engineers, AI is already used for some of the tasks. Measured exposure for computer hardware engineers: 15% (some).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com .
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com .
Role Overview
Astera Labs is redefining the connectivity that powers rack-scale AI infrastructure, and analog design is at the heart of it. As a Principal Analog Design Engineer, you will architect and design the high-performance analog and mixed-signal circuits that anchor our SerDes, PHY, and high-speed I/O — the silicon building blocks that move data at the speed AI demands. Your work directly shapes the performance, power, and reliability of products deployed in the world's most advanced data centers.
This is a high-impact, hands-on role at a hyper-growth company purpose-built for AI connectivity. You will own designs from concept through silicon bring-up, set the technical bar for the analog team, and mentor engineers as we scale. If you want your circuits to enable the next generation of AI compute, this is where that happens.
Key Responsibilities
Analog & Mixed-Signal Design
Architect and design high-speed analog and mixed-signal circuits including PLLs, LDOs, references, high-speed SerDes building blocks, ADCs/DACs, and clocking.
Drive circuit design from specification and architecture through schematic, layout supervision, and verification across PVT corners.
Develop robust designs in advanced FinFET process nodes with attention to power, area, and performance trade-offs.
Silicon Execution & Validation
Lead silicon bring-up, characterization, and debug, partnering with validation and product engineering to root-cause and resolve issues.
Define and execute test plans to correlate silicon performance against design targets.
Technical Leadership
Set analog design methodology, review standards, and best practices across the team.
Partner cross-functionally with digital, physical design, systems, and architecture teams to deliver full-chip solutions.
Mentor and guide junior engineers, elevating the technical capability of the analog organization.
Basic Qualifications
MS or PhD in Electrical Engineering or a related field.
8+ years of experience in analog and mixed-signal integrated circuit design.
Proven track record designing high-speed analog circuits such as PLLs, SerDes front-ends, data converters, references, or regulators in advanced CMOS/FinFET nodes.
Strong understanding of physical-layer design principles, signal integrity, and high-speed I/O.
Proficiency with industry-standard design and simulation tools (e.g., Cadence Virtuoso, Spectre) and solid layout/parasitic-aware design skills.
Preferred Qualifications
Experience taking multiple analog/mixed-signal designs through full production tape-out and high-volume manufacturing.
Expertise in high-speed serial link design (PCIe, Ethernet, UALink, UCIe) and associated PHY architectures.
Familiarity with silicon debug, ATE test development, and design-for-test techniques.
Experience mentoring engineers and leading technical design reviews.
Excellent communication skills and a collaborative, ownership-driven mindset.
Salary range is $170,000 to $210,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.