Principal Silicon Validation Engineer
Astera Labs
Listing collected from Astera Labs's career site. NextChapter is independent of Astera Labs.
San Jose, CA · Posted December 23, 2025
Just laid off? Start here: a plan for the first weeks
See every open role at Astera Labs
More in California job market · Technology & Software · Engineering jobs
More roles at Astera Labs
- Principal PCS/PMA RTL Design Engineer · San Jose, CA
- Optical / Photonics Validation Engineering, Senior Director · San Jose, CA
- Principal Post-Silicon Validation Engineer · San Jose, CA
- Senior Principal Digital Design Engineer · San Jose, CA
- Sr Principal Sourcing Manager – Silicon Technologies · San Jose, CA
- Hardware Design Engineering, Senior Director - Signal Connectivity Rack-Scale Platforms · San Jose, CA
Similar jobs
- Principal Quality Engineer · Pulse Biosciences · Hayward, CA
- Principal Quality Engineer · Penumbra · Roseville, CA
- Principal Quality Engineer · Penumbra · Alameda, CA
- Staff-Principal Reliability Engineer · Antares Health · Los Angeles, CA
- Principal Reliability Engineer · AMI Semiconductor · San Jose, CA
- Specialist, Reliability and Systems Safety Engineer · L3HARRIS Technologies · Canoga Park, CA
Where San Jose, CA ranks
Where San Jose, CA placed in our monthly rankings, month by month. Each month stays online at its own address.
November 2026
- #1Best cities for marketing pay after cost of living$204k · of 16
- #1Best cities for aerospace and defense pay after cost of living$187k · of 19
- #2Best cities for security pay after cost of living$220k · of 10
- #3Best cities for technology pay after cost of living$205k · of 80
- #5Best cities for technology jobs1,449 openings · of 100
- #5Cities with the most jobs that do not need a four-year degree in the West Coast162 jobs · of 47
Rankings about engineering jobs
- Best cities for software and engineering jobs #1 San Francisco (3,412 openings)
- Best cities for engineering pay after cost of living #1 San Mateo ($216k)
- Most requested AI skills in engineering jobs #1 AI tools in daily work (6.1%)
- AI tools named most often in engineering jobs #1 Claude (1.7%)
- Employers with the most engineering jobs #1 Amazon (2,992 roles)
How AI is used in this kind of work
AI use among industrial engineers is little observed so far. Measured exposure for industrial engineers: 4% (little observed).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com .
Overview:
The mission of this role is to develop and execute electrical validation tests that quantify parametric device performance and operating margins across all system conditions. The validation team upholds customer requirements to the highest standard and serves as the final authority in certifying a product’s parametric compliance.
Astera Labs is seeking motivated Principal / Senior Principal Post-Silicon Validation Engineers to support our game-changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications. In this role, you will define comprehensive post-silicon validation plans, automate IC- and board-level testing, and design experiments to identify and root-cause unexpected behavior. You will analyze and report validation results against specifications, collaborate closely with key internal stakeholders, quantify performance margins, and ensure robust, production-ready designs.
Basic Qualifications:
Strong academic and technical background in Electrical or Computer Engineering. At minimum, a Bachelor’s is required, and a Master’s is preferred.
≥10 years experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.
Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for internal meetings in advance, and to work with minimal guidance and supervision.
Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!
Proven track record solving problems independently, preferably as a tech lead
Required experience
Experience working on debug and bring-up of complicated SoC’s with high-speed interfaces such as PCIe/802.3 Ethernet
Strong problem-solving skills, ability to solve problems independently
Basic knowledge of key, high-speed design blocks such as PLL’s, CTLE, DFE, Tx EQ, PAM4 signaling
Strong python scripting and coding ability: knowledge of object-oriented programming and basic dev ops using git for source control and collaboration
Proficiency using high-speed lab equipment such as BERT, Oscilloscope, and VNA
Preferred Experience:
Experience in system testing, characterization, margin analysis and optimization of high-speed, multi-gigabit data links over long and short channels
Familiarity with PCIe or Ethernet especially Electrical Compliance sections
Hands-on experience with signal integrity, especially as it relates to PCIe/Ethernet testing and CEM/NVMe interfaces
Working knowledge of C or C++ for embedded FW
Familiarity with IEEE 802.3x Ethernet standards and both NRZ and PAM-4 signaling
Working knowledge of common serial data specifications such as I2C, SPI, etc
Knowledge of schematic capture and PCB layout tools from Cadence, Altium, etc.
Knowledge of simulation tools such as MATLAB, Keysight ADS, or PLTS for data analysis and modeling of electrical channel and signal integrity issues
The base salary range is USD $205,000 - USD $260,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.