Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.

Check how this applies to your own job

Skills this job asks for

Say which you have and which you want to build. We use it to match you to jobs like this one.

Linux

About the job

Overview

Keysight is a mission-critical design enablement partner for organizations solving the world’s most complex engineering challenges. With deep engineering expertise and leading design, emulation, and test solutions, our ~16,800 employees help customers in over 100 countries accelerate innovation across communications, automotive, energy, quantum, aerospace and defense, semiconductor, and artificial intelligence markets. Learn more about what we do .

At Keysight, people come together to explore new ideas, challenge what's possible, and advance the technologies defining the future. Here, you'll find opportunities to do your best work, take your career further, and thrive in an award-winning culture . Learn more about our benefits .

Responsibilities

Keysight Technologies has been and will continue to be the world’s premier measurement company. Keysight Technologies has an opening for an Analog Layout Engineer in its ASIC/MMIC Design Center in Colorado Springs.

This specific position is to support a team of ASIC/MMIC designers by laying out full custom BiCMOS, CMOS, and bipolar (e.g., InP/GaAs) ICs for leading-edge test and

measurement products. Through close collaboration with IC designers and experts in IC technologies and IC design tools, you’ll help create breakthrough components for new Keysight products. The position also requires tools and CAD knowledge to develop methodologies and automation to increase productivity and effectiveness.

Job Aspects include:

Creating transistor level layout views from schematics, spanning from cell-level up through top-level and full-chip assembly

Completing Design Rule Checking (DRC), Layout-vs-Schematic (LVS), Antenna Checks, and maintaining Layout XL compliance

Placing device primitives using best practices for thermal and device matching, like common centroid, dummy matching, RF symmetry, interdigitation, etc.

Soliciting IC designers for advice and feedback on critical circuit nodes, matching requirements, current density requirements, and other critical parameters for circuit

success

Knowledge of electro-migration (EMIR) and how to best prevent and correct its effects

Understanding of metal density requirements and proper ways to address this type of DRC error

Assisting the design team with IC floorplanning, creating grid cells and other custom layouts

Coordinating layout activities with other layout engineers and contractors

Complete chip level sign-off verifications

Qualifications

Must have qualifications:

BS/MS in Electrical Engineering, or applicable degree and/or relevant experience

7+ years of experience with custom Analog IC Layout experience

5+ years of experience with Cadence Virtuoso Layout XL tools including cell level design and top-level verification tasks including full-chip DRC, LVS and metal density/slot

rules

Familiarity with analog design in modern sub-micron BiCMOS (130 nm and smaller)

Knowledge of device matching, common centroid practices, parasitic effects, and other techniques for guaranteeing quality results

Ability to work on multiple cell designs in parallel in a dynamic environment

Experience with Version Control systems (e.g., SVN, Cliosoft/SOS)

Excellent teamwork, collaboration, and communication skills as you will work directly with IC design engineers and other layout designers

Additional skills that are nice to have:

Basic understanding of simple electrical circuits

Experience with Mentor Calibre DRC / LVS and similar EDA tools

Layout experience specifically for high-frequency (20+ GHz) bipolar signal path ICs

Linux fundamental knowledge

SKILL programming or other scripting experience

OCEAN experience

ITAR statement : This position requires access to certain goods, software, technology, or technical data subject to U.S. export control laws and regulations. Under these laws and regulations, U.S. persons (which includes U.S. citizens, U.S. nationals, lawful permanent residents, refugees, and asylees) working for Keysight can access export-controlled items without authorization from the U.S. government. For any individual who is not a U.S. person, Keysight may need authorization from the U.S. Department of State, U.S. Department of Commerce, or other appropriate federal agency before the individual can access export-controlled items. Employment in this position for non-U.S. persons is contingent on Keysight’s ability to obtain any required government authorizations.

We are unable to support visa sponsorship for this position.

Careers Privacy Statement

Keysight Technologies Inc. is an equal opportunity employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability or any other protected categories under all applicable laws.

Most offers will be between the minimum and the midpoint of the Salary Range listed below.

MIN $117,530.00 - MAX $195,880.00

Note: For other locations, pay ranges will vary by region

This role is eligible for Keysight Results Bonus Program

US Employees may be eligible for the following benefits:

Medical, dental and vision

Health Savings Account

Health Care and Dependent Care Flexible Spending Accounts

Life, Accident, Disability insurance

Business Travel Accident and Business Travel Health

401(k) Plan

Flexible Time Off, Paid Holidays

Paid Family Leave

Discounts, Perks

Tuition Reimbursement

Adoption Assistance

ESPP (Employee Stock Purchase Plan)

Restricted Stock Units

#LI-MED1