← Search all jobs

Senior Design Verification Engineer

Intel

Listing collected from Intel's career site. NextChapter is independent of Intel.

Austin, TX · Posted November 10, 2026

Just laid off? Start here: a plan for the first weeks

See every open role at Intel

More in Texas job market · Technology & Software · Engineering jobs

More roles at Intel

Similar jobs

Where Austin, TX ranks

Where Austin, TX placed in our monthly rankings, month by month. Each month stays online at its own address.

How AI is used in this kind of work

AI use among electrical engineers is little observed so far. Measured exposure for electrical engineers: 6% (little observed).

Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.

Check how this applies to your own job

Intel has filed 9 layoff notices in the last twelve months, covering 222 workers, most recently October 2026. These are public filings with state labor departments, and an open role can sit alongside them. See the filings

Skills this job asks for

Say which you have and which you want to build. We use it to match you to jobs like this one.

About the job

Job Details:

Job Description:

About the Role

As an IP Design Verification Engineer, you will play a critical role in shaping Intel's innovations by ensuring the functionality and reliability of our intellectual property (IP) designs. You will join a dynamic team that collaborates across architecture, design, and verification groups to ensure our solutions meet and exceed industry standards.

Your work will directly impact the development of groundbreaking technologies, driving Intel's success in delivering world-class products to the market. This is an exciting opportunity to contribute to cutting-edge projects while advancing your career in a forward-thinking and collaborative environment.

Key Responsibilities

Develop and execute comprehensive verification plans to ensure IP logic meets microarchitecture specifications

Create and maintain test benches and verification environments to achieve high coverage and reliability

Perform system simulations to verify designs, analyze power and timing, and identify bugs in the presilicon environment

Debug verification issues by replicating, root-causing, and implementing corrective measures for failing tests

Collaborate with architects, RTL developers, and physical design teams to enhance verification methodologies for complex features

Document verification plans and drive technical reviews with architecture and design teams

Maintain and improve existing verification infrastructure, tools, and methodologies

Participate in defining verification infrastructure and contribute to the development of technical flow methodologies (TFMs)

You Should Demonstrate the Following to Be Successful

Strong collaboration and communication skills to effectively work across architecture, design, and physical teams

Demonstrated ability to lead technical reviews and drive alignment on verification strategies

Passion for continuous learning, innovation, and contributing to a culture of technical excellence

Proven ability to analyze and resolve complex design issues in a presilicon environment

Qualifications:

Minimum Qualifications

Bachelor's or BS degree in Electrical Engineering, Computer Engineering, or a related field

9+ years of experience in IP functional verification with a Bachelor's degree, 6 years with a Master's degree, or 4 years with a PhD

The above experience must include:

Hands-on experience in building verification environments using SystemVerilog and UVM

Expertise in RTL design and debugging using industry-standard tools and methodologies

Hands-on experience verifying networking IPs/SoCs implementing RDMA (RoCEv2, iWARP, InfiniBand) or comparable reliable transport protocols (e.g., Ultra Ethernet Transport, TCP offload), including features such as QP/connection state, retransmission, packet ordering, and congestion control

Preferred Qualifications

Familiarity with scripting languages, such as Python or Perl, to automate verification tasks

We invite you to bring your expertise, creativity, and enthusiasm to Intel. Take the next step in your career by applying today and be part of a team that is shaping the future of technology.

Job Type: Experienced Hire

Shift: Shift 1 (United States of America)

Primary Location: US, Texas, Austin

Additional Locations: US, Arizona, Phoenix, US, California, Santa Clara

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .

Annual Salary Range for jobs which could be performed in the US: $190,610.00-269,100.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.