Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.

Check how this applies to your own job

Intel has filed 9 layoff notices in the last twelve months, covering 222 workers, most recently October 2026. These are public filings with state labor departments, and an open role can sit alongside them. See the filings

About the job

Job Details:

Job Description:

The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.

Business group

Intel Integrated Photonics Solutions (IPS), part of the Data Center Group, is a leader in silicon photonics integration. Our team drives innovation through advanced technology and scalable, high-volume manufacturing of silicon photonics products. We are committed to developing next-generation optical connectivity solutions that enable continued data center bandwidth growth through smaller form factors, co-packaged optics, and data rates scaling from 400G today to 3.2T and beyond.

The Role and Impact

We are seeking a highly motivated Senior Analog Design Engineer to join our growing team and help accelerate the development of industry-leading silicon photonics solutions. As a Senior Analog Design Engineer, you will contribute to the Silicon Photonics Solutions Group's mission of transforming data center connectivity and strengthening Intel's leadership in networking technologies.

In this role, you will be responsible for:

The architecture, design, implementation, and validation of high-speed analog and mixed-signal integrated circuits used in advanced optical interconnect products.

You will collaborate closely with cross-functional design teams to deliver innovative solutions from concept through production.

Define circuit architectures and develop designs that meet power, performance, and functionality requirements for next-generation optical interconnects.

Lead block-level design and collaborate with multidisciplinary teams to deliver key integrated circuit components.

Architect, design, and validate high-speed, low-voltage, low-power analog and mixed-signal integrated circuits.

Work closely with digital design teams to ensure successful integration and product execution.

Plan and execute design activities while balancing performance, schedule, and quality objectives.

Guide to the development of post-silicon test and characterization plans.

Create and maintain comprehensive design documentation, including design specifications, reviews, and technical reports.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences.

Minimum Qualifications: M.S. degree in Electrical Engineering or a related field with 4+ years of industry experience or PhD & 2+ years in the following:

Hands-on experience designing high-speed circuit blocks such as amplifiers, drivers, equalizers, PLLs, phase interpolators, and clock and data recovery (CDR) circuits for data rates of 32 Gbps and above.

Experience designing inductors, transmission lines, transimpedance amplifiers (TIAs), and optical modulator drivers.

Strong expertise in high-speed serial link design and analog CMOS/BiCMOS circuit design using deep-submicron process technologies.

Experience with full-chip integration, ESD design considerations, and verification methodologies.

Preferred Qualifications:

Familiarity with optical communication systems.

Experience developing 400G, 800G, and 1.6T optical links.

Experience with package design and test setup development.

Experience designing precision analog circuits such as ADCs and DACs.

Experience with PAM4 and NRZ link architectures.

Strong understanding of mixed-signal design methodologies and flows.

Excellent written and verbal communication skills.

Job Type: Experienced Hire

Shift: Shift 1 (United States of America)

Primary Location: US, California, Santa Clara

Additional Locations:

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .

Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.