Senior Hardware Engineer - FPGA & Platform Security
Microsoft
Listing collected from Microsoft's career site. NextChapter is independent of Microsoft.
Redmond, WA · Posted November 11, 2026
Just laid off? Start here: a plan for the first weeks
See every open role at Microsoft
More in Washington job market · Technology & Software · Security jobs
More roles at Microsoft
- System Product Test Engineer · Hillsboro, OR
- Design Verification Engineer - Fabric Interconnect · Raleigh, NC
- Software Engineer - CTJ - Poly · Redmond, WA
- Principal AI Network Architect · Redmond, WA
- Principal + Senior Product Managers- Defender · Redmond, WA
- Software Engineer II/Sr. Software Engineer · Redmond, WA
Similar jobs
- Sr. Satellite Hardware Engineer, Bus Structures · Amazon · Redmond, WA
- Field Service Engineer II (Seattle, WA) · Outset Medical · Seattle, WA
- Staff HDL Hardware Engineer · BlackSky · Tukwila, WA
- Sr. Hardware Development Engineer, PCIe Manufacturing, PCIe & Signal Integrity Team · Amazon · Cupertino, CA
- Field Service Engineer - Washington, D.C. · KUKA · Denver, CO
- Field Service Engineer - HW - San Francisco Bay Area · Siemens Healthineers · San Jose, CA
Where Redmond, WA ranks
Where Redmond, WA placed in our monthly rankings, month by month. Each month stays online at its own address.
November 2026
- #1Best all-round cities for new graduates80 / 100 · of 100
- #1Best all-round cities for new graduates in the West Coast81 / 100 · of 39
- #2Best cities for media and entertainment pay after cost of living$158k · of 9
- #2Best cities for junior jobs in Washington34% · of 12
- #2Best cities for software and engineering jobs in the Pacific Northwest686 openings · of 14
- #3Best cities for entry-level jobs that want AI skills in the Pacific Northwest9% · of 12
Rankings about security jobs
- Best cities for security jobs #1 San Francisco (316 openings)
- Best cities for security pay after cost of living #1 San Mateo ($241k)
- Most requested AI skills in security jobs #1 AI tools in daily work (10.8%)
- Employers with the most security jobs #1 Amazon (318 roles)
How AI is used in this kind of work
Among computer hardware engineers, AI is already used for some of the tasks. Measured exposure for computer hardware engineers: 15% (some).
Share of this job’s tasks that AI is already used for at work, from real usage. It is not a forecast of job loss, and a low number means no use seen yet. Source: Anthropic Economic Index.
Microsoft has filed 2 layoff notices in the last twelve months, covering 882 workers, most recently September 2026. These are public filings with state labor departments, and an open role can sit alongside them. See the filings
Skills this job asks for
Say which you have and which you want to build. We use it to match you to jobs like this one.
About the job
Overview
Do you want to be at the forefront of innovating the latest hardware designs to propel Microsoft’s cloud growth? Are you seeking a unique career opportunity that combines technical capabilities, cross-team collaboration, with business insight and strategy?
Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees, we come together with a growth mindset, innovate to empower others, and collaborate to achieve our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond. In alignment with our Microsoft values, we are committed to cultivating an inclusive work environment for all employees to positively impact our culture every day.
Join the Systems Planning and Architecture (SPARC) team within Microsoft’s Azure Hardware Systems and Infrastructure (AHSI) organization, the team behind Microsoft’s expanding Cloud Infrastructure and for powering Microsoft’s “Intelligent Cloud” mission. Microsoft delivers more than 200 online services to more than one billion individuals worldwide, and AHSI is the team behind our expanding cloud infrastructure. We deliver the core infrastructure and foundational technologies for Microsoft's cloud businesses including Microsoft Azure, Bing, MSN, Office 365, OneDrive, Skype, Teams and Xbox Live.
As a Senior Hardware Engineer – FPGA & Platform Security on SPARC, you will help define and build the hardware root of trust that protects Azure’s fleet, from silicon and FPGA prototypes through firmware, BMC, and datacenter deployment. You will translate security architecture into clear requirements, prototype and validate features such as secure boot, attestation, and secure recovery, and partner with silicon, firmware, and industry teams, including open efforts such as Caliptra and OCP S.A.F.E. This opportunity will allow you to deepen your expertise in hardware-rooted security, influence open industry standards, and see your work ship at hyperscale. This role is based in Redmond, WA or Mountain View, CA and requires three days per week in the office.
Responsibilities
Define requirements, specifications, and interface definitions for server platform features, including trust and integrity capabilities such as secure boot, attestation, and firmware recovery.
Lead bring-up of new server, SoC, and FPGA-based platforms, from first power-on through firmware, BMC, and OS boot, and work with hardware and firmware partners to resolve issues quickly.
Set up, maintain, and evolve lab infrastructure, including racks, networking, power, debug tooling, and remote management access, so engineers can validate new platforms efficiently.
Prototype and integrate root-of-trust and HSM capabilities (for example, Caliptra) on FPGA and emulation platforms, and develop validation plans that cover normal, fault, and recovery scenarios.
Build diagnostics, telemetry, and automated recovery tools that help fleet hardware detect problems, report its health, and return to a known-good state with minimal manual intervention.
Debug complex system-level issues across silicon, FPGA, firmware, BMC, and software boundaries, and turn findings into improvements in design, tooling, and process.
Partner with silicon vendors, ODMs, and industry groups such as OCP to drive adoption of platform requirements, mentor other engineers, and create reusable procedures and documentation.
Qualifications
Required Qualifications:
Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 3+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 5+ years technical engineering experience OR equivalent experience
Other Requirements:
Ability to meet Microsoft, customer and/or government security screening requirements is required for this role. These requirements include, but are not limited to, the following specialized security screening:
Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.
Preferred qualifications:
Bachelor’s Degree in Electrical Engineering, Computer Engineering, or related field AND 8+ years technical engineering experience OR Master’s Degree in Electrical Engineering, Computer Engineering, or related field AND 6+ years technical engineering experience OR Doctorate Degree in Electrical Engineering, Computer Engineering, or related field AND 3+ years technical engineering experience OR equivalent experience.
Experience with hardware or platform security technologies such as secure boot, attestation, hardware root of trust, or cryptographic hardware.
Hands-on experience with FPGA design, prototyping, or emulation (Verilog/SystemVerilog and vendor toolchains) and lab bring-up of server or SoC platforms.
Experience with root-of-trust or HSM architectures (for example, Caliptra, TPM, DICE, SPDM) and platform firmware resiliency standards such as NIST SP 800-193.
Experience with server management and platform firmware (BMC, UEFI, PCIe/CXL), scripting in Python or C for automation, and cross-company collaboration through bodies such as OCP, TCG, or DMTF.
Hardware Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.
Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here: https://careers.microsoft.com/us/en/us-corporate-pay
This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.